| 
									
										
										
										
											2018-02-11 21:34:20 -05:00
										 |  |  | // Copyright 2018 yuzu Emulator Project
 | 
					
						
							|  |  |  | // Licensed under GPLv2 or any later version
 | 
					
						
							|  |  |  | // Refer to the license.txt file included.
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2018-04-24 22:00:40 -05:00
										 |  |  | #include "core/memory.h"
 | 
					
						
							| 
									
										
										
										
											2018-02-11 21:34:20 -05:00
										 |  |  | #include "video_core/engines/fermi_2d.h"
 | 
					
						
							| 
									
										
										
										
											2018-04-24 22:00:40 -05:00
										 |  |  | #include "video_core/textures/decoders.h"
 | 
					
						
							| 
									
										
										
										
											2018-02-11 21:34:20 -05:00
										 |  |  | 
 | 
					
						
							|  |  |  | namespace Tegra { | 
					
						
							|  |  |  | namespace Engines { | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2018-04-23 20:12:40 -05:00
										 |  |  | Fermi2D::Fermi2D(MemoryManager& memory_manager) : memory_manager(memory_manager) {} | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void Fermi2D::WriteReg(u32 method, u32 value) { | 
					
						
							|  |  |  |     ASSERT_MSG(method < Regs::NUM_REGS, | 
					
						
							|  |  |  |                "Invalid Fermi2D register, increase the size of the Regs structure"); | 
					
						
							| 
									
										
										
										
											2018-04-24 22:00:40 -05:00
										 |  |  | 
 | 
					
						
							|  |  |  |     regs.reg_array[method] = value; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     switch (method) { | 
					
						
							|  |  |  |     case FERMI2D_REG_INDEX(trigger): { | 
					
						
							|  |  |  |         HandleSurfaceCopy(); | 
					
						
							|  |  |  |         break; | 
					
						
							|  |  |  |     } | 
					
						
							|  |  |  |     } | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void Fermi2D::HandleSurfaceCopy() { | 
					
						
							|  |  |  |     NGLOG_WARNING(HW_GPU, "Requested a surface copy with operation {}", | 
					
						
							|  |  |  |                   static_cast<u32>(regs.operation)); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     const GPUVAddr source = regs.src.Address(); | 
					
						
							|  |  |  |     const GPUVAddr dest = regs.dst.Address(); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     // TODO(Subv): Only same-format and same-size copies are allowed for now.
 | 
					
						
							|  |  |  |     ASSERT(regs.src.format == regs.dst.format); | 
					
						
							|  |  |  |     ASSERT(regs.src.width * regs.src.height == regs.dst.width * regs.dst.height); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     // TODO(Subv): Only raw copies are implemented.
 | 
					
						
							|  |  |  |     ASSERT(regs.operation == Regs::Operation::SrcCopy); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     const VAddr source_cpu = *memory_manager.GpuToCpuAddress(source); | 
					
						
							|  |  |  |     const VAddr dest_cpu = *memory_manager.GpuToCpuAddress(dest); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     u32 src_bytes_per_pixel = RenderTargetBytesPerPixel(regs.src.format); | 
					
						
							|  |  |  |     u32 dst_bytes_per_pixel = RenderTargetBytesPerPixel(regs.dst.format); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     if (regs.src.linear == regs.dst.linear) { | 
					
						
							|  |  |  |         // If the input layout and the output layout are the same, just perform a raw copy.
 | 
					
						
							|  |  |  |         Memory::CopyBlock(dest_cpu, source_cpu, | 
					
						
							|  |  |  |                           src_bytes_per_pixel * regs.dst.width * regs.dst.height); | 
					
						
							|  |  |  |         return; | 
					
						
							|  |  |  |     } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     u8* src_buffer = Memory::GetPointer(source_cpu); | 
					
						
							|  |  |  |     u8* dst_buffer = Memory::GetPointer(dest_cpu); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     if (!regs.src.linear && regs.dst.linear) { | 
					
						
							|  |  |  |         // If the input is tiled and the output is linear, deswizzle the input and copy it over.
 | 
					
						
							|  |  |  |         Texture::CopySwizzledData(regs.src.width, regs.src.height, src_bytes_per_pixel, | 
					
						
							|  |  |  |                                   dst_bytes_per_pixel, src_buffer, dst_buffer, true, | 
					
						
							| 
									
										
										
										
											2018-04-28 20:40:03 -04:00
										 |  |  |                                   regs.src.BlockHeight()); | 
					
						
							| 
									
										
										
										
											2018-04-24 22:00:40 -05:00
										 |  |  |     } else { | 
					
						
							|  |  |  |         // If the input is linear and the output is tiled, swizzle the input and copy it over.
 | 
					
						
							|  |  |  |         Texture::CopySwizzledData(regs.src.width, regs.src.height, src_bytes_per_pixel, | 
					
						
							|  |  |  |                                   dst_bytes_per_pixel, dst_buffer, src_buffer, false, | 
					
						
							| 
									
										
										
										
											2018-04-28 20:40:03 -04:00
										 |  |  |                                   regs.dst.BlockHeight()); | 
					
						
							| 
									
										
										
										
											2018-04-24 22:00:40 -05:00
										 |  |  |     } | 
					
						
							| 
									
										
										
										
											2018-04-23 20:12:40 -05:00
										 |  |  | } | 
					
						
							| 
									
										
										
										
											2018-02-11 21:34:20 -05:00
										 |  |  | 
 | 
					
						
							|  |  |  | } // namespace Engines
 | 
					
						
							|  |  |  | } // namespace Tegra
 |